Reduction in the number of LUT elements for control units with code sharing

Adamski, M. and Barkalov, A. (2006). Architectural and Sequential Synthesis of Digital Devices, University of Zielona Góra Press, Zielona Góra.Search in Google Scholar

Altera (2010). Altera corpotation webpage http://www.altera.comSearch in Google Scholar

Baranov, S. (2008). Logic and System Design of Digital Systems, TUT Press, Tallinn.Search in Google Scholar

Barkalov, A. and Titarenko, L. (2008). Logic Synthesis for Compositonal Microprogram Control Units, Springer, Berlin.10.1007/978-3-540-69285-0Search in Google Scholar

Barkalov, A., Titarenko, L. and Wiśniewski, R. (2006). Synthesis of compositional microprogram control units with sharing codes and address decoder, Proceedings of the International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2006, Gdynia, Poland, pp. 397-400.Search in Google Scholar

Borowik, G., Falkowski, B. and Łuba, T. (2007). Cost-efficient synthesis for sequetnial circuits implemented using embedded memory blocks of FPGA's, Proceedings of the IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Cracow, Poland, pp. 99-104.Search in Google Scholar

Czerwiński, R. and Kania, D. (2004). State assignment method for high speed FSM, Proceedings of the IFAC Workshop on Programmable Devices and Systems, PDS, Cracow, Poland, pp. 216-221.Search in Google Scholar

Eastlake, D. and Jones, P. (2001). RFC:3174 US secure hash algorithm 1 (SHA1), Technical report, Network Working Group http://www.faqs.org/rfcs/rfc3174.htmlSearch in Google Scholar

Escherman, B. (1993). State assignment for hardwired VLSI control units, ACM Computing Surveys 25(4): 415-436.10.1145/162124.162132Search in Google Scholar

Jarvinen, K., Tommiska, M. and Skytta, J. (2005). Hardware implementation analysis of the MD5 hash algorithm, HICSS'05: Proceedings of the 38th Annual Hawaii Interenational Conference on System Sciences, Waikoloa, Hi, USA, p. 298.1.Search in Google Scholar

Kam, T., Villa, T., Brayton, R. and Sangiovanni-Vincentelli, A. (1998). A Synthesis of Finie State Machines: Functional Optimization, Kluwer Academic Publishers, Boston, MA.10.1007/978-1-4757-2622-0Search in Google Scholar

Kania, D. (2004). Logic Synthesis for PAL-Based Complex Programmable Logic Devices, Scientific Fascicles of the Silesian University of Technology, Gliwice, (in Polish).Search in Google Scholar

Kołopieńczyk, M. (2008). Application of Address Converter for Decreasing Memory Size of Compositional Microprogram Control Unit with Code Sharing, University of Zielona Góra Press, Zielona Góra.Search in Google Scholar

Maxfield, C. (2004). The Design Warrior's Guide to FPGAs, Academic Press, Orlando, FL.Search in Google Scholar

Micheli, G. D. (1994). Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, NY.Search in Google Scholar

Navabi, Z. (2007). Embedded Core Design with FPGAs, McGraw-Hill, New York, NY.Search in Google Scholar

Rivest, R. (1992). RFC:1312 the MD5 message-digest algorithm, Technical report, Network Working Group http://www.faqs.org/rfcs/rfc1312.htmlSearch in Google Scholar

Scholl, C. (2001). Functional Decomosition with Application of FPGA Synthesis, Kluwer Academic Publishers, Boston, MA.10.1007/978-1-4757-3393-8Search in Google Scholar

Sentovich, E., Singh, K., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P., Brayton, R. K. and Sangiovanni-Vincentelli, A. L. (1992). SIS: A system for sequential circuit synthesis, Technical Report UCB/ERL M92/41, EECS Department, University of California, Berkeley, CA.Search in Google Scholar

Solovjev, V. V. and Klimowicz, A. (2008). Logic Design for Digital Systems on the Base of Programmable Logic Integerated Circuits, Hot Line-Telecom, Moscow, (in Russian).Search in Google Scholar

Titarenko, L. and Bieganowski, J. (2009). Optimization of compositional microprogram control unit by modification of microinstruction format, Electronics and Telecommunication Quarterly 55(2): 201-214.Search in Google Scholar

Xilinx (2006). Xilinx Synthesis and Simulation Design Guide, Xilinx http://www.xilinx.com/itp/xilinx9/books/docs/sim/sim.pdfSearch in Google Scholar

Xilinx (2010). Xilinx corpotation webpage http://www.xilinx.comSearch in Google Scholar

Yang, S. (1991). Logic synthesis and optimization benchmarks user guide, Technical report, Microelectronic Center of North Carolina, Research Triangle Park, NC 27709-2889.Search in Google Scholar