<abstract xml:lang="en" xmlns="http://www.w3.org/1999/xhtml"><p>The paper presents one concept of decomposition methods dedicated to PAL-based CPLDs. The proposed approach is an alternative to the classical one, which is based on two-level minimization of separate single-output functions. The key idea of the algorithm is to search for free blocks that could be implemented in PAL-based logic blocks containing a limited number of product terms. In order to better exploit the number of product terms, two-stage decomposition and BDD-based decomposition are to be used. In BDD-based decomposition methods, functions are represented by Reduced Ordered Binary Decision Diagrams (ROBDDs). The results of experiments prove that the proposed solution is more effective, in terms of the usage of programmable device resources, compared with the classical ones.</p></abstract>

The paper presents one concept of decomposition methods dedicated to PAL-based CPLDs. The proposed approach is an alternative to the classical one, which is based on two-level minimization of separate single-output functions. The key idea of the algorithm is to search for free blocks that could be implemented in PAL-based logic blocks containing a limited number of product terms. In order to better exploit the number of product terms, two-stage decomposition and BDD-based decomposition are to be used. In BDD-based decomposition methods, functions are represented by Reduced Ordered Binary Decision Diagrams (ROBDDs). The results of experiments prove that the proposed solution is more effective, in terms of the usage of programmable device resources, compared with the classical ones.

Decomposition-based logic synthesis for PAL-based CPLDs

Institute of Computer Science, Silesian University of Technology, ul. Akademicka 16, 44-100 Gliwice

Institute of Electronics, Silesian University of Technology, ul. Akademicka 16, 44-100 Gliwice

International Journal of Applied Mathematics and Computer Science

{"article-title":"Decomposition-based logic synthesis for PAL-based CPLDs"}

The paper presents one concept of decomposition methods dedicated to PAL-based CPLDs. The proposed approach is an alternative to the classical one, which is...

Decomposition-based logic synthesis for PAL-based CPLDs

Published Online: Jul 02, 2010

Page range: 367 - 384

DOI: https://doi.org/10.2478/v10006-010-0027-1

Keywords
decomposition, technology mapping, logic optimization, BDD, CPLD

This content is open access.

Decomposition-based logic synthesis for PAL-based CPLDs

Published Online: Jul 02, 2010

Page range: 367 - 384

DOI: https://doi.org/10.2478/v10006-010-0027-1

Keywordsdecomposition, technology mapping, logic optimization, BDD, CPLD

This content is open access.

Keywords
decomposition, technology mapping, logic optimization, BDD, CPLD