Synthesis of finite state machines for CPLDs

Baranov, S. (1994). Logic Synthesis for Control Automata, Kluwer Academic Publishers, Dordrecht.10.1007/978-1-4615-2692-6Search in Google Scholar

Barkalov, A., Titarenko, L. and Chmielewski, S. (2007). Reduction in the number of PAL macrocells in the circuit of a Moore FSM, International Journal of Applied Mathematics and Computer Science 17(4): 565-575.10.2478/v10006-007-0046-8Search in Google Scholar

Chattopadhyay, S. (2001). Low power state assignment and flipflop selection for finite state machine synthesis—A genetic algorithmic approach, IEE Proceedings—Computers and Digital Techniques 148(45): 147-151.10.1049/ip-cdt:20010666Search in Google Scholar

Chyży, M. and Kłosiński, W. (2002). Evolutionary algorithm for state assignment of finite state machines, Proceedings of the Euromicro Symposium on Digital System Design, Dortmund, Germany, pp. 359-362.Search in Google Scholar

Czerwiński, R. and Kania, D. (2005). State assignment for PAL-based CPLDs, Proceedings of the 8-th Euromicro Symposium on Digital System Design, DSD2005, Porto, Portugal, IEEE Computer Society Press, Porto, pp. 127-134.Search in Google Scholar

Czerwiński, R., Kania, D. and Kulisz, J. (2006). FSMs state encoding targeting at logic level minimization, Bulletin of the Polish Academy of Sciences 54(4): 479-487.Search in Google Scholar

Czerwiński, R. and Kulisz, J. (2009). State machine description oriented towards effective usage of vendor-independent synthesis tool, IFAC Workshop on Programmable Devices and Embedded Systems, PDES'2009, Roznov and Radhostem, Czech Republic, pp. 27-32.Search in Google Scholar

Czerwiński, R. (2006). The FSMs State Assignment for PAL-Based Matrix Programmable Structures, Ph.D. thesis, Silesian University of Technology, Gliwice, (in Polish).Search in Google Scholar

De Micheli, G. (1994). Synthesis and Optimization of Digital Circuits, McGraw-Hill Inc., New York, NY.Search in Google Scholar

Devadas, S. and Newton, A. R. (1991). Exact algorithms for output encoding, state assignment and four-level boolean minimization, IEEE Transactions on Computer-Aided Design 10(1): 13-27.10.1109/43.62788Search in Google Scholar

Jóźwiak, L. and Volf, F. (1995). Efficient decomposition of assigned sequential machines and boolean functions for PLD implementations, Proceedings of Electronic Technology Directions to the Year 2000, Adelaide, Australia, pp. 258-266.Search in Google Scholar

Kania, D. (2003). An efficient approach to synthesis of multi-output boolean functions on PAL-based devices, IEE Proceedings on Computer and Digital Techniques 150(3): 143-149.10.1049/ip-cdt:20030223Search in Google Scholar

Kania, D. (2004). The Logic Synthesis for the PAL-based Complex Programmable Logic Devices, Silesian University of Technology, Gliwice, (in Polish).Search in Google Scholar

MCNC (1991). LGSynth'91 benchmarks, Collaborative Benchmarking Laboratory, Department of Computer Science at North Carolina State University, Raleigh, NC http://www.cbl.ncsu.edu/Search in Google Scholar

Mengibar, L., Entrena, L., M.G. Lorenz and E.S. Millan (2005). Patitioned state encoding for low power in FPGAs, Electronics Letters 41(17): 948-949.10.1049/el:20052307Search in Google Scholar

Park, S., Yang, S. and Cho, S. (2000). Optimal state assignment technique for partial scan designs, Electronics Letters 36(18): 1527-1529.10.1049/el:20001086Search in Google Scholar

Salauyou, V., Klimowicz, A., Grzes, T., Dimitrova-Grekow, T. and Bulatowa, I. (2006). Experimental Studies of Finite State Machines Synthesis Methods Implemented in Package ZUBR, Pomiary, Automatyka, Kontrola 52(6 bis): 44-46, (in Polish).Search in Google Scholar

Sentovich, E., Singh, K., Moon, C., Savoj, H., Brayton, R. and Sangiovanni-Vincentelli, A. (1992). SIS: A system for sequential circuit synthesis, Technical report, University of California, Berkeley, CA.Search in Google Scholar

Sharma, K. (1998). Programmable Logic Handbook, PLDs, CPLDs, & FPGAs, McGraw-Hill, New York, NY.Search in Google Scholar

Villa, T., Kam, T., Brayton, R. and Sangiovanni-Vincentelli, A. (1997). Synthesis of Finite State Machines: Logic Optimization, Kluwer Academic Publishers, Boston, MA.10.1007/978-1-4615-6155-2Search in Google Scholar

Villa, T. and Sangiovanni-Vincentelli, A. (1990). NOVA: State assignment for finite state machines for optimal two-level logic implementation, IEEE Transactions on Computer-Aided Design 9(9): 905-924.10.1109/43.59068Search in Google Scholar

Yang, S. and Ciesielski, M. (1991). Optimum and suboptimum algorithms for input encoding and its relationship to logic minimization, IEEE Transactions on Computer-Aided Design 10(1): 4-12.10.1109/43.62787Search in Google Scholar