Hardware Implementation of a Neuro-Fuzzy Controller Using High Level Synthesis Tool

Open access

Abstract

The purpose of this work is to present the design flow and the implementation of a neuro-fuzzy controller Intellectual Property (IP) core, using High Level Synthesis (HLS) tool. The realized IP core is designed for FPGA based embedded system architectures. The implemented control algorithm is a Sugeno model based Adaptive Neuro-Fuzzy Inference System (ANFIS). The optimization possibilities using the HLS tool and the designing of the interfaces for the IP core are presented.

References

  • [1] Echanobe J., del Campo I., Bosque G., "An adaptive neuro-fuzzy system for efficient implementations," Information Sciences, vol. 178, pp. 2150-2162, 208.

  • [2] Nedjah N., da Silva R., de Macedo Mourelle L., "Compact yet efficient hardware implementation of artificial neural networks with customized topology," Expert Systems with Applications, vol. 39, no. 10, pp. 9191-9206, 2012.

  • [3] del Campo I., Echanobe J., Bosque G., Tarela J. M., "Efficient Hardware/Software Implementation of an Adaptive Neuro-Fuzzy System," IEEE TRANSACTIONS ON FUZZY SYSTEMS, vol. 16, no. 3, pp. 761-779, 2008.

  • [4] Cong, J., Bin Liu, Neuendorffer, S., Noguera, J., Vissers, K, Zhiru Zhang, "High-Level Synthesis for FPGAs: From Prototyping to Deployment," Computer-Aided Design of Integrated Circuits and Systems,IEEE Transactions on, vol. 30, no. 4, pp. 473-491, 2011.

  • [5] Skalicky S., Wood C., Łukowiak M., Ryan M., "High Level Synthesis: Where Are We? A Case Study on Matrix Multiplication," in Reconfigurable Computing and FPGAs (ReConFig), 2013.

  • [6] Oentaryo R. J., Joo M., Linn S., Li X., "Online probabilistic learning for fuzzy inference system," Expert Systems with Applications, vol. 41, p. 5082-5096, 2014.

  • [7] Teshnehlab M., Shoorehdeli M.A. Sedigh A.K, "Novel Hybrid Learning Algorithms for Tuning ANFIS Parameters as an Identifier Using Fuzzy PSO," in Networking, Sensing and Control, IEEE International Conference, 2008.

  • [8] Xilinx, Vivado Design Suite - Vivado AXI Reference Guide, November 20, 2014.

  • [9] Xilinx, Vivado Design Suite User Guide, May 30, 2014.

  • [10] Silva M., Caminhas W., Lemos A., Gomide F, "A fast learning algorithm for evolving neofuzzy neuron," Applied Soft Computing, vol. 14, pp. 194-209, 2014.

  • [11] Echanobe J., del Campo I., Basterretxea K., Martinez M.V., Doctor F., "An FPGA-based multiprocessor-architecture for intelligent environments," Microprocessors and Microsystems, vol. 38, pp. 730-740, 2014.

  • [12] Casseau E., Le Gal B., "Design of multi-mode application-specific cores based on highlevel synthesis," INTEGRATION, the VLSI journal, vol. 45, pp. 9-21, 2012.

  • [13] Prost-Boucle A., Muller O., Rousseau F., "Fast and standalone Design Space Exploration for High-Level Synthesis under resource constraints," Journal of Systems Architecture, vol. 60, pp. 79-93, 2014.

MACRo 2015

Proceedings of the 5th International Conference on Recent Achievements in Mechatronics, Automation, Computer Sciences and Robotics

Journal Information

Metrics

All Time Past Year Past 30 Days
Abstract Views 0 0 0
Full Text Views 25 25 16
PDF Downloads 4 4 3