Security Problems of Scan Design and Accompanying Measures

Open access

Abstract

The paper deals with the security problems of scan design and investigates currently proposed solutions. A solution based on data encryption to protect the data in scan chains is discussed and problems related to the block-based encoding are outlined. Next, security extension for IEEE Std. 1149.1 providing a locking mechanism is analysed. The mechanism prevents unauthorised users to interfere via test bus with the system normal operation. Possible attack scenario is considered and the probabilities of successful attack within a given time interval are calculated for different lengths of the Lock register. The paper concludes with the description of current work focused on improvements the security of the locking mechanism, in particular by using simplified public key infrastructure.

References

  • [1] MARINISSEN, E. J. (moderator) : Security vs Test Quality: Can We Really Only Have One at a Time?, Proc. of the ITC, Charlotte, 2004, pp. 1411.

  • [2] KAPUR, R. : Security vs Test Quality: Are they mutually exclusive?, Proc. of the ITC, Charlotte, 2004, pp. 1414.

  • [3] GOERING, R. : EE Times On Line, Latest News, http://www.us.design-reuse.com/news/news8974.html.

  • [4] WILLIAMS, M. J. Y.-ANGEL, J. B. : Enhancing Testability of Large Scale Integrated Circuits via Test Points and Additional Logic, IEEE Trans. Comput. C-22 No. 1 (1973), 46-60.

  • [5] EICHELBERGER, E. B.-WILLIAMS, T. W. : A Logic Design Structure for LSI Testability, Proc. 14th Des. Autom. Conf., New Orleans, 1977, pp. 462-468.

  • [6] IEEE Standard Test Access Port and Boundary-Scan Architecture. IEEE Std1149.1-2001, Institute of Electrical and Electronics Engineers, 14-Jun-2001.

  • [7] BLEEKER, H.-VAN DEN EIJUDEN, P.-DE JONG, F. : Boundary-Scan Test, A Practical Approach, Kluwer Acad. Publ, 1993.

  • [8] PARKER, K. P. : The Boundary-Scan Handbook, Third edi- tion, Kluwer Acad. Publ., 2003.

  • [9] NOVAK, F.-BIASIZZO, A. : Security Extension for IEEE Std 1149.1, Journal of Electronic Testing, Theory and Practice 22 No. 3 (June 2006), 301-303.

  • [9] EICHELBERGER, E. B.-LINDBLOOM, E.-WAICUKAUSKI, J. A.-WILLIAMS, T. W. : Structured Logic Testing, Prentice-Hall, 1991.

  • [10] IEEE Standard for a Mixed-Signal Test Bus. IEEE Std 1149.4-1999. Institute of Electrical and Electronics Engineers, 2000.

  • [11] IEEE Std 1500-2005. IEEE Standard Testability Method for Embedded Core-based Integrated Circuits. Institute of Electrical and Electronics Engineers, 2005.

  • [12] YANG, B.-WU, K.-KARRI, R.: Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard,Proc. of the ITC, Charlotte,2004, pp.339-344.

  • [13] BONNETT, D.: Boundary Scan Goes Underground, Test & Measurement World (Sep 2005), 49-56.

  • [14] MILLER, A. : Trends in Process Control System Security, IEEE Security & Privacy 3 No. 5 (2005), 57-60.

  • [15] US Computer Emergency Readiness Team, Control Systems Cy- ber Security Awareness, http://www.us-cert.gov/readingroom/Control_System_Security.pdf.

  • [16] ROSENFELD, K.-KARRI, R.: Attacks and Defenses for JTAG, IEEE Design and Test of Computers 27 No. 1 (2010), 36-47.

  • [17] CLARK, C. J.: Anti-Tamper JTAG TAP Design Enables DRM to JTAG Registers and P1687 On-Chip Instruments, Proc. HOST 2010, Anaheim, CA, USA, June 2010, pp. 19-24.

Journal of Electrical Engineering

The Journal of Slovak University of Technology

Journal Information


IMPACT FACTOR 2016: 0.483
5-year IMPACT FACTOR: 0.542

CiteScore 2016: 0.93

SCImago Journal Rank (SJR) 2015: 0.231
Source Normalized Impact per Paper (SNIP) 2015: 0.505

Metrics

All Time Past Year Past 30 Days
Abstract Views 0 0 0
Full Text Views 24 24 19
PDF Downloads 2 2 0