A new scheme for power factor correction and active filtering for six-pulse converters loads

Y. HAN\(^1,2\)*, M. M. KHAN\(^1\), L. XU\(^1\), G. YAO\(^1\), L. ZHOU\(^1\), and C. CHEN\(^1\)

\(^1\) Department of Electrical Engineering, Shanghai Jiao Tong University, Shanghai, P. R. China
\(^2\) School of Mechatronics Engineering, University of Electronic Science and Technology of China, Chengdu, P. R. China

Abstract. This paper presents a novel harmonic-free power factor correction (PFC) topology based on T-type active power filter (APF), which is dedicated for power factor improvement and harmonic filtering for six-pulse converter loads. The cascaded controller structure is adopted for the proposed system, namely, the inner current loop and outer voltage loop. The current-loop control scheme is based on a decoupled state-space equations of the T-type APF using separate proportional-integral (PI) controllers in \(d\)-axis and \(q\)-axis of the synchronous rotating reference frame (SRRF) synchronized with grid voltages, respectively. The fundamental components of load-side currents are feed forwarded to the current controller, and the zero sequence and negative sequence components are compensated by the APF. A separate proportional-integral (PI) controller is adopted in the outer voltage loop for balancing the active power flow of the voltage source inverter (VSI) \(dc\)-side capacitor. The experimental results confirm well with the theoretical analysis.

Key words: six-pulse converters, ADALINE, harmonic contamination, power factor correction, power quality.

1. Introduction

Power quality has become a research topic in power distribution systems due to a significant increase of harmonic pollution caused by proliferation of nonlinear loads, rectifiers, switching power supplies, and other grid connected power converters [1]. These nonlinear loads generate a large amount of characteristic harmonics and cause a low power factor, which deteriorate the electrical distribution systems. The proliferation of harmonics causes voltage distortion, additional losses and heating in the electrical equipments, perturbing torque, vibrations and noise in motors, malfunction and failures of sensitive equipments, resonances and electromagnetic interference (EMI) with electronic equipments. The simplest method to eliminate the characteristic harmonics and improve system power factor is to use passive filters tuned around the characteristic frequencies, such as 5th, 7th, 11th or 13th order harmonics. Whereas, passive filters are bulky, and they may detune with age, causes series or parallel resonance between line impedance and the passive components [2].

To overcome the drawbacks of passive filters, active power filters (APFs) are proposed in References [3–6] for harmonic and reactive power compensation. Normally, the shunt active power filters (SHAPFs) are used for current-source type nonlinear load, such as six-pulse rectifier with inductive load at \(dc\)-side. And series active power filters (SAPFs) are used for voltage-source type nonlinear load, such as six-pulse rectifier with capacitive load at \(dc\)-side. Unlike passive filters, active power filters have a tendency to destabilize at higher harmonic frequencies due to a broad bandwidth requirement of current control loop for shunt APF or voltage control loop for series APF, as discussed in Reference [5]. Moreover, it is shown in References [7, 8] that the shunt active filter is prone to instability when LC passive filters or power-factor correction (PFC) capacitor banks are connected on the load-side (downstream) from the point where the APF is connected. Similarly, dual stability characteristics also exist for series APF. Besides, shunt APF with capacitive rectifier load shows another type of trend which causes the instability of overall system. The mechanism is that the currents generated by APF flow into the diode/thyristor rectifier or load-side that presents low impedance, thus causing over-current of the load-side and increasing the harmonic current significantly. To reduce such sort of undesired interactions, a series inductor between shunt APF and the load is inevitable. Otherwise, total harmonic compensation is not theoretically achievable in presence of low leakage inductance of the main supply transformer [7].

This paper proposes a new power factor corrector (PFC) topology based on the T-type active power filter structure for harmonic and reactive compensation of six-pulse diode/thyristor converters, which exist in most of the front-end rectifier for \(ac\)-drive applications. By using the proposed topology, the stability problems of conventional shunt active power filter in case of compensating capacitive rectifier load can be eliminated. Different from the PFC topologies discussed in References [9–12], the proposed T-type active power filter is cascaded between the rectifier converter and the power distribution panel as the first power conversion stage. The tuned passive filter is shunt connected at the \(ac\)-side of the rectifier converter for the purpose of reducing the power rating of the voltage source inverter (VSI). This topology has the characteristic of decoupling the line impedance from the load impedance at higher frequencies, thus it has effective harmonic rejection capability at higher frequencies. The stability...
of the proposed system is ensured by reducing the controller bandwidth of the active T-type filter voltage source inverter (VSI). The presented topology has many advantages over the conventional shunt active power filters, such as, (a) total harmonic compensation can be implemented with simple control algorithm; (b) smaller bandwidth of sensors and controller; (c) it’s immune to one cycle delay inherent in digital signal processor (DSP) or microcontroller implementation.

In the proposed harmonic-free PFC system, the compensating current of voltage source inverter (VSI) is minimized by properly designing of the passive filter parameters, such that the passive filter eliminates the majority of the dominant harmonics and compensates the fundamental reactive power required by the nonlinear load. The control objective of the proposed system is to achieve a nearly unity power factor (NUPF) and no harmonic current at source side. In the proposed control scheme, both source side and load side currents are sensed using current transducers (CTs). The inner current loop is responsible for fast current tracking, using proportional-integral controllers in d-axis and q-axis reference frame synchronized to the grid voltages by using a phase-locked-loop (PLL). The proportional-integral (PI) controllers are implemented in d-axis and q-axis based on the decoupled state-space equations of the T-type active power filter. The load side dynamics are incorporated in the feed-forward control loop by using two groups of synchronous frame adaptive linear neural networks (SADALINEs) [13–23] in d-axis and q-axis, respectively, for fast estimation of the fundamental components of nonlinear load currents. Besides, a separate proportional-integral (PI) controller is adopted in the outer voltage loop for balancing the active power flow of the voltage source inverter. On the basis of the proposed control scheme, the source side currents are controlled to track the reference currents instantaneously with a nearly unity power factor (NUPF) and no harmonics. The effectiveness of the proposed topology and its control schemes is validated by theoretical analysis and experimental results.

This remainder of this paper is outlined as follows. In Sec. 2, the power-stage circuit of the proposed topology and the original concept of harmonic compensation problem using the ADALINE-based control scheme are described. In Sec. 3, the stability characteristics of the proposed system in comparison with the conventional shunt active power filter (SHAPF) topologies are discussed. The mathematical model of the proposed system is given in Sec. 4. Then, the detailed control scheme based on the decoupled state-space equations of the T-type APF is presented in Sec. 5, where the adaptive linear neural networks (ADALINEs) are used to predict and minimized load-side disturbances. In Sec. 6, the experimental results under various load conditions are presented and compared with the EMI limits in the application. Finally, the main conclusions drawn in the paper are summarized in Sec. 7.

2. System description and problem statement

This Section first describes the circuit configuration of the proposed system. Then, the original concept of harmonic and reactive compensation problem using the ADALINE-based control scheme is introduced. As shown in Fig. 1, the proposed system is composed of three parts, conventional three-phase rectifier, a passive filter and a T-type active power filter. The passive filter is used for reducing the power rating of voltage source inverter (VSI) in T-type APF. It is tuned to eliminate the dominant harmonics by presenting a low-impedance path for the load current harmonics. The T-type APF is cascaded between rectifier load (rectifier load + shunt passive filter) and the distribution panel (marked as PCC in Fig. 1), acting as a narrow band-pass filter which exhibits high impedance path for the harmonic currents, thus the load and source impedances are decoupled at harmonic frequencies. The cascaded T-type APF is composed of a three-phase voltage source inverter (VSI) with dc-link capacitor, inductors L1 and L2 at both sides of VSI.

![Fig. 1. Proposed harmonic-free power factor corrector topology based on T-type APF](image)

Power factor correction (PFC) and harmonic compensation are realized simultaneously by programming the VSI output voltages of the T-type APF, such that the grid currents in the source-side arm of the T-type APF are controlled to follow a fundamental frequency sinusoidal wave shapes. The harmonic current entering the inductor L2 bypasses to ground through the low impedance VSI. Furthermore, by designing a proper value of inductor L2, the harmonic current sharing between the VSI and passive filter would be more effective for the proposed capacitive rectifier system. The poles resulted by shunt passive filter and L2 interaction are placed at non-characteristic harmonic frequency to avoid undesired harmonic amplifications. Besides, the electromagnetic interference (EMI) filter composed of RC branch is shunt connected with the passive filter for switching ripples elimination generated by insulated gate bipolar transistors (IGBTs) of the voltage source inverter.

The problem formulation for the harmonic and reactive compensation of the proposed system using ADALINE-based approach is outlined as follows. In Fig. 1, the current at the load side of the T-type APF in phase ‘a’ can be expressed as

\[
i_{la}(t) = \sum_{n=1}^{\infty} I_{la,n} \sin(n\omega t + \varphi_{la,n})
\]

\[
= I_{L1,a} \cos \varphi_{L1,a} \sin \omega t + I_{L1,a} \sin \varphi_{L1,a} \cos \omega t
\]

\[
+ \sum_{n=2}^{\infty} I_{La,n} \sin(n\omega t + \varphi_{La,n})
\]

\[
= i_{La,g}(t) + i_{La,q}(t) + i_{La,h}(t),
\]

where 

\[
i_{la,g}(t) = I_{L1,a} \cos \varphi_{L1,a} \sin \omega t
\]

\[
i_{la,q}(t) = I_{L1,a} \sin \varphi_{L1,a} \cos \omega t
\]

\[
i_{la,h}(t) = \sum_{n=2}^{\infty} I_{La,n} \sin(n\omega t + \varphi_{La,n})
\]

are the fundamental, harmonic, and reactive currents, respectively.
where \( \omega_i \) is the angular frequency of the grid voltages, \( \phi_{L,n} \) and \( I_{L,n} \) are initial phase and amplitude of the \( n \)th order harmonic component of the nonlinear load current, respectively. The currents \( i_{L,a,p}(t) \), \( i_{L,a,q}(t) \) and \( i_{L,a,h}(t) \) are active, reactive and harmonic component of load side current, respectively. The same definition of source-side (grid) current in phase ‘\( a \)’ is expressed as

\[
i_{sa} = \sum_{n=1}^{\infty} I_{sa,n} \sin(n\omega_{sd}t + \phi_{sa,n}) = I_{L,1} \cos \phi_{L,1} \sin \omega_{L}t + I_{L,1} \sin \phi_{L,1} \cos \omega_{L}t + \sum_{n=2}^{\infty} I_{sa,n} \sin(n\omega_{sd}t + \phi_{sa,n})
\]

\[
i_{sa}(t) = i_{L,a,p}(t) + i_{L,a,q}(t) + i_{L,a,h}(t),
\]

where \( \phi_{sa,n} \) and \( I_{sa,n} \) are initial phase and amplitude of the \( n \)th order harmonic component of the source-side current, respectively. The currents \( i_{sa,p}(t) \), \( i_{sa,q}(t) \) and \( i_{sa,h}(t) \) are active, reactive and harmonic component of the source side current, respectively.

The proposed harmonic-free power factor corrector can not only compensate harmonics generated by the rectifier converter, but also improve the power factor at source side. The source side power factor can be compensated to unity or nearly unity, depending on the philosophy of how to choose reference signal in current-loop controllers. For unity power factor (UPF) compensation strategy, the grid only supplies fundamental reactive power, the reactive power absorbed from the grid can be very small, thus a nearly unity power factor (NUPF) at source side can be realized. Therefore, the compensating current of the T-type active filter can be expressed as

\[
i_{fa}(t) = i_{L,a,h}(t) = \sum_{n=2}^{\infty} I_{L,n} \sin(n\omega_{sd}t + \phi_{L,n}). \tag{6}
\]

As we know well, the scheme of reference signal generation (RSG) has a significant effect on the performance of active power filters (APFs) [3–8]. The inaccurate reference signal for the current control loop may result in poor compensation performance and further deteriorate the power quality at the distribution panel, which causes detrimental effects to the nearby customers connected at the point of common coupling (PCC). Besides, the time delay due to reference signal generation may cause instability of the active power filter under capacitive load [7]. Therefore, in order to accelerate the reference signal generation process and minimize the time delay due to mathematical manipulations, this paper aims to utilize the fast parallel processing capability of artificial neural networks (ANNs) to calculate the reference signals for the current loop controllers.

We shall first recall that the study of neural networks has received considerable attention in recent years, see, e.g. References [13–17], and references therein. Indeed, such networks are ideally suited for solving optimization problems. Many results on the existence and uniqueness of the equilibrium point, global asymptotic (exponential) stability have been established and applied to signal and image processing system, associate memories, pattern classification and so on. In Reference [13], cellular neural networks (CNNs) were used for tracking and obstacle avoidance in an autonomous robot. In References [14–15], the properties of global exponential convergence of discontinuous neural networks and delayed bidirectional associative memory neural networks (DBAMNN) were discussed. Then, in Reference [16], the convergence dynamics of general neural networks (GNNs) under almost periodic stimuli was investigated. In recent paper, single-layer perceptron (SLP) with an impulse activation function (IAF) and a dynamic neuron (DN) with a trapezoidal activation function (TAF) were used for linearly non-separable Boolean functions, which are a generalization of an SLP with hard limiter functions and CNN with a FAF [17]. The schemes presented in Reference [17] makes it possible to perform any real-world task described by a certain Boolean function via an SLP or a dynamic neuron. For a few years, ANN techniques have been widely explored for signal decomposition in electrical systems and are very promising in the field, as discussed in References [18–23]. Indeed, the learning capacities of the ANNs allow an online adaptation to every changing parameter of the electrical system, e.g., nonlinear and time-varying loads. The main motivation of this paper is to propose an adaptive linear neural network (ADALINE) approach for controlling the power elec-
ronic converters, which aims to facilitate reactive and harmonic compensation for nonlinear loads. This approach is motivated by a need of simplicity and flexibility in ANN-based control strategy used in electrical systems, but also to optimize the hardware resources required for the neural algorithmic implementation.

To achieve the target of pure sinusoidal wave shape in source current with a nearly unity power factor (NUPF), the distortion currents at the load-side are first identified by using adaptive linear neural networks (ADALINEs) to derive the reference signals for the source side currents. Considering the properties of three-phase systems, the three-phase quantities can be transformed into two-phase quantities in synchronous rotating reference frame (SRRF, or, \(d-q\) reference frame) by applying Park’s Transformations [24]. Hence two groups of ADALINEs are adopted in the \(d\)-axis and \(q\)-axis of the synchronous rotating frame to derive the \(dc\) components in \(d-q\) reference frame, corresponding to the fundamental components of load currents in stationary phase \(a-b-c\) frame. The drawbacks regarding to the sophisticated network structure and computational complexity in References [13–17] can be significantly simplified, which makes it possible to implement the algorithms in low cost digital signal processor (DSP) and facilitate the practical implementation of the proposed system.

In order to regulate the \(dc\)-link voltage of the voltages source inverter (VSI), the sensed \(dc\)-link voltage is subtracted by its reference value, and then the error signal is processed in the proportional-integral (PI) voltage controller (Fig. 5). The output of the \(dc\)-link voltage controller is used as the active current reference for the VSI. Consequently, the \(d\)-axis reference of the source side currents is obtained from summation of the output of voltage-loop controller and the \(dc\) component of the \(d\)-axis component of load-side currents. On the other hand, the \(q\)-axis reference of the source side currents is obtained from the \(dc\) component of the \(q\)-axis component of load side currents. In this way, the grid provides active power for the rectifier load and also a certain amount of active power to compensate the power loss of the VSI to sustain its \(dc\)-side voltage. The reactive power provided by the grid is very small for the rated load, and a nearly unity power factor (NUPF) can be achieved under a wide range of load variations. When the load is subject to disturbance, the real power between source side and load side is not sustained. The real power balance of the whole system is achieved by discharging of \(dc\)-link capacitor of the voltage source inverter. The details regarding to the inner current-loop control and outer voltage-loop control are presented in Sec. 5.

3. Comparison of stability characteristics

This Section discusses the stability characteristics of the proposed system in comparison with the conventional shunt active power filter (SHAPF) topologies. Both theoretical analysis and quantization comparisons are presented for verification.

As stated earlier, the load and source interaction is a major cause of instability in series and shunt APF. To avoid this load and source interaction, a wide bandwidth current or voltage source inverter is required. Special control and pulse width modulation (PWM) techniques are usually suggested to achieve this target. For instance, in implementation of traditional shunt active power filter, the fast response of the current loop is utilized to inject the required compensating currents, whereas, as discussed in Reference [7], the inherent delay of the digital control system might result in poor stability margin at higher frequencies, especially in the application of thyristor or diode rectifier with capacitive load or a passive filter. In fact, when it is not possible to measure the purely disturbing current \(I_d\) and the conventional compensation strategy, based on the total load current measurement, may imply the instability of the whole system if the load side includes a capacitive component [5, 7].

In contrast, the proposed harmonic-free PFC topology (Fig. 1) has the characteristic of decoupling the line impedance from the load impedance at higher frequencies, hence effectively resolving the issues of load sensitivity which are inherent in parallel and series APF. Since the voltages source inverter in Fig. 1 has low output impedance, the impedances of the load and the source do not interact with each other. Consequently, the resulting system is far less sensitive to load impedance. The remainder of this Section outlines the detailed comparison of stability characteristics between the conventional shunt APF topologies and the proposed harmonic-free PFC topology.

Figures 2a) and b) show the equivalent circuits of conventional shunt active power filters and the proposed PFC topology for stability analysis, a), b) conventional shunt active power filter topologies; c) proposed harmonic-free PFC topology; and d) the unified open-loop equivalent circuit of the conventional shunt active power filter topologies and the proposed topology.
power supply network is represented by an internal voltage \( V_{ac} \) with series impedance \( Z_s \) and the active filter is represented by a controller voltage source (CVS) \( V_{af} \) in series with an inter-facing inductor \( L_I \). Hence the shunt active power filter works as controlled current source (CCS) which injects reactive and harmonic current to compensate the nonlinear load. A Norton equivalent circuit represents the nonlinear load, here the current generator \( I_d \) indicates the purely distorting load and the impedance \( Z_L \) represents passive components of the load, which may also include the possible capacitive load.

Once again, consider the system in Fig. 1. The impedance of the dc-link capacitor \( C \) (Fig. 1) can be considered quite small at harmonic frequencies, in comparison with load and line impedances. Hence its effect can be ignored. Under this assumption the VSI can be modeled as a controlled voltage source (CVS) with an effective power-stage impedance \( R_{in} \) of switches (conduction loss and switching losses). The resulting system with these assumptions is shown in Fig. 2c). Fig. 2d) shows the unified open-loop equivalent circuit of the conventional shunt active power filter topologies and the proposed PFC topology. The control input of VSI is represented by \( U_{in} \), with a delay due to digital sampling and PWM pattern calculations. Now we investigate the open-loop filtering properties of these topologies. Setting \( V_{af} = 0 \) in Fig. 2d), the open-loop transfer function from the load disturbance to the source current is

\[
G_1(s) = \frac{I_s(s)}{I_d(s)} = \frac{-Z_L(sL_t + R_{in})}{(sL_2 + Z_L)(Z_1 + sL_t + R_{in}) + Z_1(sL_t + R_{in})},
\]

where, \( Z_1 = sL_1 + Z_L \). It should be noticed from Eq. (7) that the inductance \( L_1 \) and \( L_2 \) equal to zero for the topology shown in Fig. 2a), inductance \( L_1 \) equals to zero for the topology shown in Fig. 2b), and inductance \( L_t \) equals to zero for the topology shown in Fig. 2c).

By equating \( L_t = 0 \), Eq. (7) can be expressed as

\[
I_s(s) = \frac{-I_d s L_t R_{in}}{(sL_2 + Z_L)(Z_1 + sL_t + R_{in}) + Z_1(sL_t + R_{in})},
\]

which is the transfer function from the load disturbance to the source current for the proposed topology. For \( R_{in} \ll 1 \), it is easy to verify that the upper bound to Eq. (8) can be given by

\[
I_s(s) \approx \frac{-I_d Z_L R_{in}}{(sL_2 + Z_L)Z_1}.
\]

From (9), it can be inferred, that the effect of any disturbance on the load side to source side current represents a low pass filter. Hence the effect of higher order harmonic disturbances will automatically attenuate to the source side thus the proposed topology is a natural filter to higher order harmonics. In practical inverters, the series resistance \( R_{in} \) of the inverter ranges in milliohms, thus by properly selection of \( L_t \), the maximum value of \( R_{in}/L_t \) at harmonic frequencies can always be made much less than unity. Therefore, the effect of load-side disturbances can be minimized in the open-loop power stage design. This characteristic of the proposed topology plays an important role in achieving higher harmonic rejection at higher harmonic frequencies.

Figure 3 shows a comparison of frequency response from the load disturbance \( I_d \) to source side current \( I_s \) among the conventional SHAPF topologies (Fig. 2a) and b)) and the proposed PFC topology (Fig. 2c)). The system parameters under consideration are, \( Z_s = 0.02 \Omega \), \( L_1 = 500 \mu H \), \( L_2 = 1000 \mu H \), \( L_d = 750 \mu H \), internal resistance of VSI is assumed to be 0.1 \( \Omega \), switching frequency of IGBT is 10 kHz and the computation delay is 100 \( \mu s \). It can be observed from Fig. 3 that the proposed topology has better attenuation at higher frequencies compared to the conventional SHAPF topologies. For instance, the magnitude-frequency plot of the conventional SHAPF topology shown in Fig. 2a) has an attenuation of 0.57 dB at 1.0 kHz and 0.22 dB at 2.0 kHz. Besides, the topology shown in Fig. 2b) has an attenuation of 6.9 dB at 1.0 kHz and 10.5 dB at 2.0 kHz. However, the proposed topology (Fig. 2c)) has an attenuation of 37.2 dB at 1.0 kHz and 47.7 dB at 2.0 kHz. Therefore, it is verified that the effect of higher order harmonic disturbances will be automatically attenuated to the source side. Hence the proposed topology is a natural filter to the higher order harmonics.

Next, we compare the system stability characteristics under control delay. Once again referring to Fig. 2d), the transfer function from the controlled voltage source (CVS) to the source current is given as

\[
G_2(s) = \frac{I_s(s)}{V_{af}} = \frac{-I_d(sL_t + R_{in})}{Z_1(sL_2 + Z_L) + (R_{in} + sL_t)(Z_1 + Z_L + sL_2)}.
\]

Considering \( V_{af} = -U_{in}/(1 + sT_d) \), where \( U_{in} \) is the input signal from the current controller and \( T_d \) is the delay in control loop. By equating \( L_t = 0 \), the transfer function from the open-loop control to the output of the proposed system can be written as

\[
G_3(s) = \frac{I_s(s)}{U_{in}} = \frac{I_d(sL_t + R_{in})}{Z_1(sL_2 + Z_L) + (R_{in} + sL_t)(Z_1 + Z_L + sL_2) + (1 + sT_d)}.
\]
From Eq. (11), it can be observed that this system can always be stabilized with a fixed controller for a broad range of linear load impedances if \( R_m \) is nearly equal to zero. However, if \( R_m \) is comparable with the load-side impedance, then the system may become unstable at higher frequencies for smaller values of capacitive load. Whereas, this situation does not arise in practical applications because the output of the APF is always filtered before being supplied to a load and this filtering requires a definite value of capacitor at the output. Hence the robustness and stability for a quite wide range of load can be achieved with a simple controller.

The open-loop bode diagram from the current controller input \( U_m \) to the source current \( I_s \) with control delay is shown in Fig. 4. It shows that the frequency-response of the conventional APF topology as indicated in Fig. 2a) has a gain margin of 52.9 dB and a phase margin of 95 degrees. And the frequency-response of the conventional APF topology as indicated in Fig. 2b) has a gain margin of 51.5 dB and phase margin of 93.9 degrees. In contrast, the frequency-response of the proposed topology has an infinite gain margin and a phase margin of 95 degrees. Therefore, it is confirmed that the proposed system has much higher stability margin at higher frequencies compared to the conventional SHAPF topologies. Besides, the infinite gain margin implies that the proposed system can be stabilized easily.

\[
\begin{align*}
\text{Fig. 4. Amplitude and phase frequency response from control input (} U_m \text{) to source-side current (} I_s \text{)}
\end{align*}
\]

4. System modeling

This Section formulates the mathematical model of the proposed T-type active power filter in order to derive the control law for the proposed system. Like any other dynamic system, the order of the proposed PFC system depends upon the number of the energy storage components which is definitely quite high. It has been shown in later part of this Section that the coupling among different branches of the T-type APF is not direct and is always made through the VSI dc-link. As the dc-link capacitor acts as a low-pass filter (LPF), its value is selected big enough in the design stage to minimize the interaction of the system and dc-link voltage regulation loop at higher frequencies. Consequently, the regulation of the voltage across this dc-link capacitor is made through a slow control loop at sub-harmonic level. Besides, the passive filter is selected in such a way that the poles and zeros of load side arm of the PFC lie quite above the fundamental frequency (about 5th order harmonic in the present design). Therefore, the load side (passive filter and the nonlinear load) has negligible effect on the dynamics of the line side inductors at higher frequencies and the dimension of the system model for control loop design can be reduced by modeling the source side arm of the T-type active power filter.

Once again referring to Fig. 1, the output phase-to-phase voltages of the VSI are defined as

\[
\begin{align*}
&u_{ab} = (f_1 - f_2)u_{dc}, & u_{ac} = (f_2 - f_3)u_{dc}, \\
&u_{ic} = (f_3 - f_1)u_{dc},
\end{align*}
\]

where \( u_{dc} \) is dc-capacitor voltage of voltage source inverter, \( f_1, f_2 \) and \( f_3 \) are switching functions of each arm that the values are assumed to be zero or one according to the state of each converter arm, depending on the pulse patterns of the pulse width modulation (PWM) process. The phase voltages are derived as

\[
\begin{align*}
&u_{ia} = h_1u_{dc}, & u_{ib} = h_2u_{dc}, & u_{ic} = h_3u_{dc},
\end{align*}
\]

where the matrix of switching functions can be expressed as

\[
H_{123} = \begin{bmatrix}
  h_1 \\
  h_2 \\
  h_3
\end{bmatrix} = \frac{1}{3} \begin{bmatrix}
  2 & -1 & -1 \\
  -1 & 2 & -1 \\
  -1 & -1 & 2
\end{bmatrix} \begin{bmatrix}
  f_1 \\
  f_2 \\
  f_3
\end{bmatrix},
\]

assuming the switching function \( h_1, h_2 \) and \( h_3 \) are 0, ±1/3 and ±2/3. To attain total harmonic compensation, the voltage across inductor \( L_1 \) should not have any harmonic component. Consequently, the output voltages of VSI are always sinusoids of fundamental components. Under this assumption, the state-space equations for the source-side currents are

\[
\begin{align*}
&\frac{di_a}{dt} = - \frac{R_s}{L_1} i_a - \frac{h_1}{L_1} L_1 i_a, \\
&\frac{di_b}{dt} = - \frac{R_s}{L_1} i_b - \frac{h_2}{L_1} L_1 i_b, \\
&\frac{di_c}{dt} = - \frac{R_s}{L_1} i_c - \frac{h_3}{L_1} L_1 i_c
\end{align*}
\]

where \( R_s \) is equivalent parasitic resistance of inductance \( L_1 \), and \( u_{sa}, u_{sb} \) and \( u_{sc} \) are source side voltages sensed using potential transducers (PTs). Applying Park’s Transformation \( (16) \) to Eq. \( (15) \), the state-space equations in synchronous rotating reference frame (SRRF) can be expressed as Eq. \( (17) \)

\[
C_{abc}^{dq0} = \begin{bmatrix}
  \cos \omega t & \cos (\omega t - \frac{2\pi}{3}) & \cos (\omega t + \frac{2\pi}{3}) \\
  -\sin \omega t & -\sin (\omega t - \frac{2\pi}{3}) & -\sin (\omega t + \frac{2\pi}{3}) \\
  \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}}
\end{bmatrix}
\]

\[
= \sqrt{\frac{2}{3}} \begin{bmatrix}
  \cos \omega_0 t & \cos (\omega_0 t - \frac{2\pi}{3}) & \cos (\omega_0 t + \frac{2\pi}{3}) \\
  -\sin \omega_0 t & -\sin (\omega_0 t - \frac{2\pi}{3}) & -\sin (\omega_0 t + \frac{2\pi}{3}) \\
  \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}}
\end{bmatrix}
\]

162 Bull. Pol. Ac.: Tech. 57(2) 2009
where \( u_a, u_q \) are source-side voltages and \( i_{sd}, i_{sq} \) are source-side currents in synchronous rotating reference frame. And \( \omega_s \) is the angular frequency of grid voltages. According to Kirchhoff’s law, the current of the VSI \( dc \)-side capacitor satisfies Eq. (18)

\[
\frac{dv_{dc}}{dt} = \frac{1}{C} \left[ h_1 i_{sa} - h_2 i_{sb} + h_3 i_{sc} \right] = \frac{1}{C} \left[ C_{dc}^{\text{dq0}} H_{dq0}^T \cdot C_{dc}^{\text{dq0}} [i_{\text{dq0}}] - i_{\text{dq0}} \right]
\]

(19)

Substituting Eq. (21) back to Eq. (20), the decoupled system model is obtained as

\[
\begin{bmatrix}
\frac{di_{sd}}{dt} \\
\frac{di_{sq}}{dt} \\
\frac{dv_{dc}}{dt}
\end{bmatrix} =
\begin{bmatrix}
\frac{-R_a}{L_1} & \omega & -\frac{h_1}{L_1} \\
-\omega & \frac{-R_a}{L_1} & -\frac{h_2}{L_1} \\
\frac{-h_3}{C} & 0 & 0
\end{bmatrix}
\begin{bmatrix}
i_{sd} \\
i_{sq} \\
v_{dc}
\end{bmatrix} +
\begin{bmatrix}
u_a \\
u_q \\
i_{dc}
\end{bmatrix}
\]

(20)

Here \( i_{dc} \) represents the term \( h_d i_{dL} + h_q i_{qL} \) in Eq. (19), which is an approximation of load side dynamics, considering \( dc \)-link capacitor of VSI big enough. A better system model can be obtained by writing the state-space equations considering the load side arm, but no such effort will be made over here. Instead, a feed-forward loop based on synchronous frame adaptive linear neural network (SADALINE) is adopted to predict and minimize the effect of load side disturbances. Using the controller presented by Eq. (21), decoupling between \( d \)-axis and \( q \)-axis is achieved by using the new inputs \( U_d \) and \( U_q \).

\[
\begin{aligned}
U_d &= u_d - h_d v_{dc} + \omega L_1 i_{sq} \\
U_q &= u_q - h_q v_{dc} - \omega L_1 i_{sd}
\end{aligned}
\]

(21)

5. Control schemes

As stated earlier in Sec. 2, the control objective of the proposed harmonic free power factor corrector is to eliminate harmonics, achieve nearly unity power factor (NUPF) at the source side and regulate \( dc \)-side voltage of the voltage source inverter. The hierarchical controller structure is adopted in this paper, namely, the output of outer voltage loop is used as reference signal in the inner current loop. The current loop controller is based on the source-side state-space equations and load current feed forward using two groups of synchronous frame adaptive linear neural networks (SADALINEs).

The proportional-integral controller is employed in the outer voltage loop for balancing active power flow of the voltage source inverter. The following Subsections outline the detailed control schemes of the proposed system. We first introduce the current loop control in Subsec. 5.1. Then, a detailed mathematical formulation of adaptive linear neural network (ADA-LINE) is presented in Subsec. 5.2. And the outer voltage loop control is discussed in Subsec. 5.3.
5.1. Current loop control. Figure 5a) shows the diagram of control scheme derived from the Eqs. (20)–(23). The decoupling between \( d \)-axis and \( q \)-axis can be achieved by controlling the new input \( U_d \) and \( U_q \). Since decoupling is achieved, proportional-integral controllers can be applied to regulate the real and reactive power in \( d \)-axis and \( q \)-axis respectively, which can be expressed as

\[
U_d = \left( k_{pec} + k_{icc} \frac{1}{s} \right) (i_d^* - i_d),
\]

\[
U_q = \left( k_{pec} + k_{icc} \frac{1}{s} \right) (i_q^* - i_q),
\]

where \( k_{pec} \) and \( k_{icc} \) are proportional and integral gains of current loop controller, respectively. Equation (21) shows that the switching function in \( d \)-axis and \( q \)-axis can be expressed as

\[
h_d = \frac{1}{u_{extreme}}(u_d - U_d + \omega L_i i_q),
\]

\[
h_q = \frac{1}{u_{de}}(u_q - U_q - \omega L_i i_d),
\]

The obtained switching functions \( h_d \) and \( h_q \) are transformed into polar coordinates to get the PWM modulation index \( \text{Im} \) and power angle \( \theta \) for generation of PWM signals to drive the power semiconductors (IGBTs) of the voltage source inverter. Fig. 5b) shows that the reference signal in \( d \)-axis and \( q \)-axis current loop controller can be expressed as

\[
i_d^* = \tilde{T}_{ld} i_d + \hat{i}_d,
\]

\[
i_q^* = \tilde{T}_{lq} i_q,
\]

where \( \tilde{T}_{ld} \) and \( \tilde{T}_{lq} \) are \( dc \) components of load side currents in \( d-q \) frame synchronized with the grid voltages, corresponding to the fundamental components of load side currents. The load side fundamental components \( \tilde{T}_{ld} \) and \( \tilde{T}_{lq} \) are obtained by using adaptive linear neural network for fast tracking of load side dynamics, which would be discussed in detail in the following Subsection. And \( i_d^* \) is the output of \( dc \)-voltage loop controller, corresponding to active power loss of the voltage source inverter.

5.2. Load currents feed-forward using neural networks. In this Subsection, the mathematical formulation of adaptive linear neural network (ADALINE) [18–23] is outlined as follows. Consider an arbitrary signal \( Y(t) \) with Fourier series expansion as

\[
Y(t) = \sum_{n=0,1,2,3,...} A_n \sin(n \omega t + \phi_n) + \varepsilon(t)
\]

\[
= \sum_{n=0,1,2,3,...} (a_n \sin 2 \pi n f t + b_n \cos 2 \pi n f t) + \varepsilon(t),
\]

where \( A_n \) and \( \phi_n \) are correspondingly the amplitude and phase angle of the \( n \)th order harmonic component, and \( \varepsilon(t) \) represents higher order components and random noise. In order to formulate the harmonic estimation problem by using ADALINE, we firstly define the pattern vector \( X_k \) and weight vector \( W_k \) as

\[
X_k = [1, \sin \omega t_k, \cos \omega t_k, \cdots, \sin N \omega t_k, \cos N \omega t_k]^T,
\]

\[
W_k = [b_0^k, a_1^k, b_1^k, a_2^k, b_2^k, \cdots, a_N^k, b_N^k]^T
\]

The square error on the pattern \( X_k \) is expressed as

\[
\varepsilon_k = \frac{1}{2} (d_k - X_k^T W_k)^2 = \frac{1}{2} \varepsilon_k^2
\]

\[
= \frac{1}{2} (d_k^2 - 2d_k X_k^T W_k + W_k^T X_k X_k^T W_k),
\]

where \( d_k \) is the desired scalar output. The mean-square error (MSE) \( \varepsilon \) can be obtained by calculating the expectation of both sides of Eq. (30), as

\[
\varepsilon = E[\varepsilon_k] = \frac{1}{2} E[d_k^2] - P^T W_k + \frac{1}{2} W_k^T R W_k,
\]

where the weights are assumed to be fixed at \( W_k \) while computing the expectation. The objective of the adaptive linear neural network (ADALINE) is to find the optimal weight vector \( W_k \) that minimizes the MSE of Eq. (31). For convenience of expression, Eq. (31) is rewritten as [18]

\[
\varepsilon = E[\varepsilon_k] = \frac{1}{2} E[d_k^2] - P^T W_k + \frac{1}{2} W_k^T R W_k,
\]

where \( P^T \) and \( R \) are defined as

\[
P^T = E[d_k X_k^T]
\]

\[
= E[(d_k, d_k \sin \omega t_k, d_k \cos \omega t_k, \cdots, d_k \sin N \omega t_k, d_k \cos N \omega t_k)],
\]

\[
R = E[X_k X_k^T]
\]

\[
= E\left[\begin{array}{cccc}
1 & \sin \omega t_k & \cdots & \cos N \omega t_k \\
\sin \omega t_k & \sin \omega t_k & \cdots & \sin \omega t_k \\
\vdots & \vdots & \ddots & \vdots \\
\cos N \omega t_k & \cos N \omega t_k & \cdots & \cos N \omega t_k
\end{array}\right].
\]

Notably, matrix \( R \) is real and symmetric, and \( \varepsilon \) is a quadratic function of weights. The gradient function \( \nabla \varepsilon \) corresponding to the MSE function of Eq. (32) is obtained by straightforward differentiation

\[
\nabla \varepsilon = \left( \frac{\partial \varepsilon}{\partial a_0^k}, \frac{\partial \varepsilon}{\partial a_1^k}, \frac{\partial \varepsilon}{\partial b_1^k}, \cdots, \frac{\partial \varepsilon}{\partial a_N^k}, \frac{\partial \varepsilon}{\partial b_N^k} \right)^T = -P + RW_k,
\]

which is a linear function of weights. The optimal set of weights, \( W_k \), can be obtained by setting \( \nabla \varepsilon = 0 \), which yields

\[
-P + RW_k = 0.
\]

The solution of the Eq. (36) is called Weiner solution or the Weiner filter

\[
W_k = R^{-1} P.
\]

The Weiner solution corresponds to the point in weight space that represents the minimum mean-square error \( \varepsilon_{min} \).
To compute the optimal filter one must first compute $R^{-1}$ and $P$. However, it would be difficult to compute $R^{-1}$ and $P$ accurately when the input data comprises a random stream of patterns (drawn from a stationary distribution). Thus, by direct calculating gradients of the square error (Eq. (30)) at the $k^{th}$ iteration

$$
\tilde{\nabla} e_k = \left( \frac{\partial e_k}{\partial b_0^T} \frac{\partial e_k}{\partial a_1^T} \cdots \frac{\partial e_k}{\partial b_N^T} \right)^T = -e_k X_k,
$$
(38)

where $e_k = (d_k - s_k)$, and $s_k = X_k^T W_k$ since we are dealing with linear neurons.

Therefore, the recursive weights updating equation can be expressed as

$$
W_{k+1} = W_k + \mu(\tilde{\nabla} e_k) = W_k + \mu e_k X_k = W_k + \mu(d_k - s_k)X_k,
$$
(39)

where the learning rate $\mu$ is used to adjust the convergence speed and the stability of weights updating process. Taking the expectation of Eq. (38), the following equation is derived

$$
E[\tilde{\nabla} e_k] = -E[e_k X_k] = -E[d_k X_k - X_k X_k^T W_k] = R W_k - P = \nabla \varepsilon.
$$
(40)

From Eq. (40), it can be found that the long-term average of $\tilde{\nabla} e_k$ approaches $\nabla \varepsilon$ hence $\tilde{\nabla} e_k$ can be used as unbiased estimate of $\nabla \varepsilon$. If the input data set is finite (deterministic), then the gradient $\nabla \varepsilon$ can be computed accurately by collecting the different $\tilde{\nabla} e_k$ gradients over all training patterns $X_k$ for the same set of weights. The steepest descent search is guaranteed to search the Weiner solution provided the learning rate condition Eq. (41) is satisfied [18]

$$
0 < \mu < \frac{2}{\lambda_{\text{max}}},
$$
(41)

where $\lambda_{\text{max}}$ represents the largest eigenvalue of $R$. As for learning rate $\mu$, increasing it results in a faster convergence at the trade-off of losing accuracy and increasing overshoots in transient response. Theoretically, a dynamical learning rate has better convergence, however, the implementation will be more demanding and requires more expensive hardware setup. By a trial-and-error approach, a constant learning rate $\mu$ within the range of 0.025 and 0.04 is found sufficient for adequate stable convergence, which is consistent with Widrow-Hoff delta rule discussed in References [22, 23].

When mean-square error $\varepsilon$ is minimized, the weight vector $W$ after convergence would be

$$
\bar{W} = [b_0, a_1, b_1, a_2, b_2, \ldots, a_N, b_N]^T.
$$
(42)

Thus the fundamental component of the measured signal $Y_1(t_k)$ is

$$
Y_1(t_k) = a_1 \sin \omega t_k + b_1 \cos \omega t_k.
$$
(43)

Obviously, the dimension of the weight vector $W_k$ to be updated depends on the order $N$ of the harmonics to be estimated. In case of highly distorted load, lower order structure of neural network is not accurate enough when high convergence speed is required, so using higher order ANN structure is inevitable. However, higher order neural network results in heavy computational burden with poor performance in real-time harmonic compensation. Therefore, a synchronous frame ADALINE (SADALINE) is proposed to mitigate this problem.

It is well known that balanced nonlinear loads produce characteristic harmonics of orders, $-5, +7, -11, 13 \ldots \pm 6n + 1$ ($n$ is integer), corresponding to the $6n^{th}$ order harmonics in synchronous rotating frame due to one fundamental frequency shift from the stationary phase coordinate to synchronous rotating reference frame, as discussed in Reference [24]. Therefore, for harmonic estimation of three-phase rectifier load currents, only the weights for characteristic harmonics ($6n^{th}$ order) are needed to be updated in the synchronous frame ADALINE. With this simplification, the computational load is significantly reduced and the speed of weights iteration is greatly enhanced.

5.3. Voltage loop control. As shown in Fig. 5, the difference between the actual and the reference voltage is fed to the voltage loop controller. A separate proportional-integral (PI) controller is used to regulate dc-link voltage of the VSI in order to balance the active power flow, which can be expressed as

$$
i_{id} = \left( k_{pdc} + \frac{1}{s} k_{dxc} \right) (v_{dc}^{ref} - v_{dc}),
$$
(44)

where $k_{pdc}$ and $k_{dxc}$ are proportional and integral gains of voltage loop controller, respectively, and $v_{dc}^{ref}$ is the reference voltage of the VSI dc-side capacitor. The output of this controller is finally fed into the $d$-axis current controller. In the steady state, the average dc-side voltage would be constant, thus the fundamental components of source side currents and load side currents are equal.

6. Experimental results

To verify the effectiveness of the proposed SADALINE algorithm for three-phase rectifier application, a laboratory prototype is established. The digital signal processor from Texas Instrument (TMS320LF2812) is selected as main controller for the system. And Cyclone Field Programmable Gate Array (FPGA) microchip is used to generate PWM waveforms for the IGBT (SKM200GB128DA) drivers. The system parameters are, $Z_s = 0.02 \Omega$, $L_1 = 0.53 \text{ mH}$, $L_2 = 1.06 \text{ mH}$, $L_5 = 3.824 \text{ mH}$, $C_5 = 106 \mu F$, $R_5 = 0.2 \text{ ohm}$, VSI dc-side capacitor equals to 6800 $\mu F$. The parameters of control system are, $k_{pdc} = 20$, $k_{dxc} = 300$, $k_{pdc} = 3$ and $k_{dxc} = 15$. Various load conditions from 15 kW to 140 kW are tested, which are parallel connected with 10000 $\mu F$ capacitor at the dc-side of diode rectifier. Besides, the EMI filter parameters are, $R_{\text{EMI}} = 1.0 \Omega$, $C_{\text{EMI}} = 10 \mu F$.

The performance of the SADALINE algorithm under different learning rate is presented in Fig. 6. The rectifier load is increased from 15 kW to 30 kW to test the dynamic performance of the weights updating process. It is found that
The learning rate ($\mu$) has a significant effect on the performance of SADALINE. Figure 6 shows the simulation results regarding to the variation of SADALINE error, estimated fundamental current of the $d$-axis load current. The symbol $T$ in the horizontal-axis represents one fundamental frequency period, corresponding to 200 sampling points. Here the $d$-axis component of the rectifier load currents is used as input of SADALINE to investigate the optimal learning rate for the weights updating process. The learning rate in Fig. 6a) is set to 0.015, and it can be observed that the transient response is very slow and the estimation error is high. When the learning rate is increased, the transient response becomes faster and the estimation error is reduced. Figure 6b) shows the optimal performance when the learning rate is set to 0.035. Higher learning rate as shown in Fig. 6c) ($\mu = 0.055$) results in excessive high overshoot in the estimated fundamental component, although the estimation error is reduced. It is found that the benchmark for tuning the learning rate is the dynamic performance of the weights updating process, not the estimation error of ADALINE. Theoretical analysis and experiments reveal that optimal performance can be achieved when the learning rate is in the range of 0.025 and 0.04.

Harmonic-free power factor corrector is used for improving power factor and harmonic elimination of 3-phase six-pulse bridge rectifier loads (front-end rectifier for ac-drive applications), characteristic harmonics ($((6n\pm1)\text{th})$ order, $n$ is integer) are sufficient in the weights updating process. Figure 7 shows the simulation results when the different harmonic orders are considered in SADALINE for compensating the six-pulse rectifier load. Figure 7a) shows the case when only $dc$ component is considered in SADALINE, it can be observed that the estimated fundamental components contain fluctuating ripples, and the estimation error of SADALINE is remarkable. Figure 7b) shows the case when $dc$ component and the $6\text{th}$ order harmonics are considered in SADALINE, corresponding to the $5\text{th}$ and $7\text{th}$ order harmonics in stationary phase $a-b-c$ frame. Figure 7c) shows the case when $dc$ component, the $6\text{th}$ and $12\text{th}$ order harmonics are considered in SADALINE. It is interesting to notice from Fig. 7c) that the estimated fundamental component is almost ripple-free. Therefore, it’s proven that the required harmonic components to be considered in SADALINE algorithm can be noticeably reduced and higher order harmonics are not needed to be considered in the weights updating process. Hence the required computational resources required can be significantly diminished in the real-time implementation when the SADALINE algorithm is used for controlling the proposed harmonic-free PFC system.

The harmonic orders considered in SADALINE are a trade-off between the required estimation accuracy and the available computational resources. When the proposed
A new scheme for power factor correction and active filtering for six-pulse converters loads

Figure 8. Experimental results for steady-state operations, a) Source side voltage $u_{sa}$ and current $i_{sa}$; b) spectrum of $u_{sa}$; and c) spectrum of $i_{sa}$. The experimental waveforms were obtained after an analog low pass filter (LPF) before the probe of oscilloscope.

Figure 9. Experimental results for transient response, a) source side current $i_{sa}$, VSI compensating current $i_{fa}$; b) rectifier current $i_{Ra}$; and c) passive filter current $i_{PF}$. The experimental waveforms were obtained after an analog low pass filter (LPF) before the probe of oscilloscope.

Table 1
<table>
<thead>
<tr>
<th>Rectifier load (kW)</th>
<th>Without APF and PF</th>
<th>Without APF, with PF</th>
<th>With APF and PF</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>2.45%</td>
<td>2.65%</td>
<td>1.96%</td>
</tr>
<tr>
<td>30</td>
<td>3.16%</td>
<td>3.38%</td>
<td>1.99%</td>
</tr>
<tr>
<td>50</td>
<td>4.45%</td>
<td>4.48%</td>
<td>2.08%</td>
</tr>
<tr>
<td>100</td>
<td>5.92%</td>
<td>5.75%</td>
<td>2.12%</td>
</tr>
<tr>
<td>140</td>
<td>7.65%</td>
<td>6.64%</td>
<td>2.26%</td>
</tr>
</tbody>
</table>

It can be seen from Table 1 that the THD of grid voltage is less than 5% when the load power is less than 50 kW, which is within the IEEE 519-1992 voltage distortion limits (5% THD in grid voltage for the distribution system with the bus voltage less than 69 kV) reported in References [25–28]. However, the IEEE 519-1992 voltage distortion limits are violated when the load power is increased to higher than 100 kW. Besides, the THD of grid voltage for scenario two is a little higher than the case for scenario one when the load is less than 50 kW, which is the typical harmonic amplification phenomenon caused by the passive filter under light load. This phenomenon of harmonic amplification under light load is also widespread in many electrical distribution substations with fixed reactive compensators or switching capacitors, as discussed in Reference [26]. Under this situation, the active power filter is a mandatory to suppress the unwanted harmonic amplification. Furthermore, the harmonic amplification phenomenon for scenario two no longer exists when the load power is increased to 100 kW and 140 kW. It also shows in Table 1 that the THDs of grid voltage for scenario three are significantly reduced compared with the first two scenarios. And the THDs of grid voltage for scenario three are strictly within the IEEE 519-1992 voltage distortion limits under all the load conditions.

Figure 10 shows measured individual harmonic distortion (IHD) of grid current $i_{sa}$ and rectifier load current $i_{Ra}$ in comparison with the IEEE 519-1992 current distortion limits [25–28] under different load conditions. And the IHD is defined as

$$IHD = \frac{i}{i_{ref}} \times 100\%,$$  \hspace{1cm} (45)
where $I_n$ and $I_f$ represent the amplitudes of the $n^{th}$ order harmonic component and the fundamental component of the measured current, respectively.

$$I_{SC} = \frac{S}{\sqrt{3}U \cdot Z_d \times 1000}, \quad (46)$$

where $S$ is the capacity of distribution transformer (1000 kVA), $U$ is the transformer secondary voltage (380 V), and $Z_d\%$ is the short-circuit impedance of transformer (6%).

And $I_L$ is defined as the maximum demand load current measured at the PCC [25]. Hence the quantity $I_{SC}/I_L$ in the horizontal axis of Fig. 11 represents the ratio of the short-circuit current available at the point of common coupling (PCC), to the maximum fundamental load current. Therefore, as the size of the user load increases with respect to the size of the electrical distribution system, the percentage of harmonic current that the user is allowed to inject into the utility decreases. This philosophy of restricting the harmonic injection, as discussed in References [25–28], protects other users on the same feeder as well as the utility, which is required to furnish quality of voltage to its customers.

Fig. 11. Measured total harmonic distortions (THD) of the grid current $i_{sa}$ and rectifier load current $i_{Ra}$ in comparison with the IEEE 519-1992 current distortion limits under various load conditions.

It shows, in Fig. 11, that the THD of rectifier current $i_{Ra}$ violates the IEEE 519-1992 current distortion limits under all the tested load conditions, ranging from 15 kW to 140 kW. However, the THDs of source side current $i_{sa}$ are strictly within the IEEE 519-1992 current distortion limits, which substantially verified the effectiveness of the proposed system.

### 7. Concluding remarks

In this study, we presented a novel three-phase harmonic-free power factor corrector topology based on T-type active power filter for power factor correction and harmonic compensation of six-pulse rectifier converter loads. The power rating of the voltage source inverter is significantly reduced by connecting passive filter in parallel with the T-type active power filter for fundamental reactive power compensation and harmonic attenuation of the dominant harmonics.

To guarantee compensation accuracy and dynamic performance under load transients, we presented a control strategy by using separate proportional integral (PI) controllers in $d$-axis and $q$-axis in current loop controllers to regulate real and reactive power, respectively. And load side disturbances are feed forwarded in the current loop controllers by using two groups of synchronous frame adaptive linear neural networks (SADALINEs). Besides, a separate proportional-integral controller is in the voltage loop for balancing the active power flow of the voltage source inverter.
A new scheme for power factor correction and active filtering for six-pulse converters loads

Theoretical analysis and experimental results confirm well the effectiveness of the proposed system and its control scheme. The proposed harmonic-free PFC topology as well as its control scheme can find wide applications in the front-end rectifier of six-pulse converters, especially in ac-drive applications.

REFERENCES