

Analysis, design and simulation of digital controlled symmetrical seven levels inverter

Cajethan M. Nwosu, Cosmas U. Ogbuka, Stephen E. Oti*

An analysis, design and simulation of digital controlled symmetrical seven levels inverter is presented in this paper. Against the contemporary use of two asymmetrical DC sources with two H-bridge cells to generate seven levels inverter two DC sources of equal voltage ratings are used through digital control strategy to realize seven levels output voltage. By utilizing limited number of active switching components and avoiding the usual complex PWM control techniques for multilevel inverters by way of digital control strategy, high efficiency multilevel inverter systems due to reduction in total harmonic distortion and switching losses is guaranteed. Owing to symmetry of the H-bridge cells, a simple and single programmed counter built around J-K flip is required irrespective of number of cascades. The analyzed and designed system has been simulated in MATLAB/SIMULINK environment. With an R-L load of 200Ω and 200 mH, improved total harmonic distortions (THDs) for the inverter current and voltage are 7.59 % and 16.89 % respectively. The obtained results show that the control-circuit-based multilevel inverter topology is most suited for applications in solar powered inverter systems.

Keywords: seven level inverter, cascaded H-bridge, J-K flip-flop, transition table, digital control

1 Introduction

Cascade H-bridge multilevel inverter (CHBMI) structure has been attracting increasing interests in high power and medium voltage applications owing to its lower total harmonic distortion (THD), less switching losses, higher efficiency and lower voltage stress compared to two-or three-level inverters [1–4]. A cascaded multilevel inverter consists of a series of H-bridge inverters with each Hbridge unit having its own DC source [1] or a single DC source and capacitors-based DC sources [3] for all but the first source. For a cascaded H-bridge multilevel inverter the number of m levels can be obtained from the relation m = (2k + 1) while the number n of active switches is n=2(m-1) where k is the number of H-bridge cells or DC sources. Going by the hypothesis, three H-bridge cells and twelve active switches are demanded for a seven level inverter [5, 6]. The seven levels however, can also be realized with only two H-bridge cells and two independent DC sources of different values popularly referred to as asymmetrical seven levels inverter [7–11]. Several attempts have been made in the recent past by researchers to synthesize the multilevel inverter (MLI) with few number of H-bridge cells or active switches, in order to circumvent the 2k + 1 = m levels hypothesis. In such attempts there are always the presence of one or more auxiliary switches and diodes with additional control circuits. In one of the attempts to accomplish the seven level output voltage using few active switches, a new seven level inverter topology having one H-bridge cell, four auxiliary switches and three DC sources was simulated [12]. There exists, however, at present a seven levels inverter with only five active MOSFET switches but with four symmetric DC sources [13]. The topology presents a less utilization of sources as one of the DC sources is not reflected at the output hence the maximum attainable output DC voltage is +3 V. The pulse pattern to trigger the switches were generated through carrier-based pulse width modulation (CBPWM) technique that requires (n-1) carriers, one sinusoidal reference signal, seven comparators and about 13 logic gates. In this scheme it is obvious that significant reduction in active switches is realized at the expense of less DC source utilization and complex control strategy.

It has not been reported in literature that a symmetrical seven levels inverter has been realized with two Hbridge cells and equal value DC sources. With equal value DC sources, the two H-bridge sources will obey the conventional theorem to generate a five level inverter output voltage. Asymmetric multilevel inverters differ from symmetric multilevel inverters only in the ratings of input DC voltages and control strategies. In some applications like in solar powered grid-connected inverter systems it is not economical to use DC sources having different values as it could lead to voltage imbalance among the different PV sources. Various control strategies aimed at reducing the THD of the CMLI have been proposed. Most of the control strategies involve modulations where sinusoidal reference signals are compared with triangular carrier waves to generate gating signals. This ultimately demands the designs and/or implementations of triangular carriers and sinusoidal signals generating circuits. In most cases, the number of carrier waves in CMLI PWM controls is one less than the required output voltage lev-

^{*} Department of Electrical Engineering, University of Nigeria, Nsukka, Nigeria, cajethan.nwosu@unn.edu.ng, cosmas.ogbuka@unn.edu.ng, stephen.oti@unn.edu.ng




Fig. 1. Seven level cascaded h-bridge voltage source inverter (VSI)

Table 1. State transition table

	sent ate				Required excitation for the next state							
\overline{A}	B	A^*	B^*	J_A	K_A	J_B	K_B					
0	0	1	0	1	x	0	X					
0	1	0	0	0	x	x	1					
1	0	1	1	x	0	1	x					
1	1	0	1	X	1	x	0					

els. In some PWM techniques, rectified sinusoidal modulating/reference signals are compared with the triangular carrier. This also requires a rectifier circuit which is widely known to be a source of harmonics.

It is quite anticipated that a given level of MLI realized with few H-bridge cells through control circuit based design [15] will result in compact system with greater efficiency and reliability compared to realizing the same level of MLI with same number of H-bridge cells but with additional auxiliary power circuit components or achieving

the same level of output voltage with greater number of H-bridge cells.

In this paper, two H-bridge cells with equal DC sources are utilized to obtain a seven level inverter output voltage through digital control strategy.

2 Proposed seven level inverter

The power circuit of the proposed single phase cascaded H-bridges seven levels inverter is shown in Fig. 1. It consists of two series connected H-bridge cells with two symmetrical DC sources and eight active switches. Going by the conventional cascaded H-bridge structure, PWM control of the symmetrical inverter is only capable of generating five level output voltage. With the digital control strategy the m levels of the inverter output is related to the number k of H-bridge cells or DC sources as

$$m = 2k + 3, \tag{1}$$

while the number n of active switches is

$$n = 2m - 3. (2)$$

Equations (1) and (2) when compared with the conventional hypothesis provides for greater number of output levels and less number of active switches for same number of H-bridge cells or DC sources. The sum of the $\rm H_1$ and $\rm H_2$ DC sources defines the peak of the resulting staircase output voltage. The switching patterns for the eight switches are illustrated in details in the next section.

3 Digital control strategy

The genesis of this digital control strategy stems originally from the control of modified sine wave inverter which requires the specification of angle of zero voltage also referred to as dead spots between the positive and negative half-cycles of the output voltage [14]. And depending on the value of the angle of zero voltage, one cycle of the inverter output voltage is divided into segments with each segment equal to twice the angle of zero voltage. With the up-counting characteristics of the digital counter implemented using J–K flip-flops, a square wave






Fig. 2. Switching patterns for a squire wave inverter output voltage








Fig. 3. Switching sequence for the single phase inverter (a) – flow graph (b) – state transition

Fig. 4. Combinational logic signal sequences for switches S_1 and S_5 in a quarter of a cycle




Fig. 5. Switching patterns for the seven levels inverter output voltage

inverter can easily be obtained as shown in Fig. 2. The peculiar advantage of this control strategy is that because of symmetry of the H-bridge cells in a cascaded structure, no additional counter design is required. The switch signals for the additional cells are obtained through logic combinations of the successive J–K flip-flop output signals. The number of flip-flop blocks in a designed counter depends on the number of repeated states corresponding to positive and negative half cycles of the voltage in Fig. 2. For the counter design of H_1 cell, the inverter top switches are assigned nomenclatures such that S_1 , $S_3 = A$ B = 1 1 while switching signals for the down switches are assigned nomenclatures such that S_2 , $S_4 = \bar{A}$ $\bar{B} = 0$ 0. These switches are fired in the sequence $S_1 \to S_2 \to S_3 \to S_4$.

A delay angle of 15° is selected from which twelve segments of $\pi/6$ or 30° each for one switching cycle is obtained as shown in Fig. 2. As can be observed from Fig. 2, the states '0 0' and '1 1' corresponding to zero level voltages are not repeated while the states '1 0' and '0 1' corresponding to the positive and negative output pulses respectively are each repeated five times. With these switching states, the flow graph and state transition are obtained as shown in Fig. 3. The transition table showing the switching sequence is generated as displayed in Table 1. The resulting characteristic equation (obtained from the state transition table) is

$$J_A = \bar{A}\bar{B}$$
, $K_A = AB$, $J_B = A\bar{B}$, $K_B = \bar{A}B$. (3)

Equation (3) is further simplified utilizing two variable Karnough map. In setting out the J–K flip flop based counter switching circuit, the number of repeated states and their location in the required excitation for the next state inside the state transition table, determine the number of blocks of the flip flop and the output terminals to which the inverter switches are connected.

The staircase inverter output voltage is realized when the switch signals are logic combinations of successive J-K flip-flop output signals. With this control strategy, the widths of voltage steps can be made equal to the segments. The more the number of segments per cycle, the more the likelihood of generating many levels of the inverter output voltage. For the seven levels inverter voltage, one cycle of the output voltage is divided into twelve segments with 15° angle of zero voltage. A squire wave inverter with angle of zero voltage is conventionally a three level inverter. For the seven levels inverter voltage that requires additional four levels (two levels per quarter cycle), the flip-flop output signal Q_2 is ORed with Q_1 to supply the switch S_1 of the H_1 cell while Q_3 is ORed with the flip-flop signal Q1 to supply the switch S_5 of the H₂ cell. In this instance, the OR-gates perform the sample and hold criterion of a digital control structure hence the staircase output voltage. Figure 4 displays the combinational logic signal sequences for switches S₁ and S_5 for a quarter of a cycle. The sample and hold actions

Seg-		$S_8 =$			$S_7 =$			$S_6 =$			$S_5 =$		S_4	.=	Sa	3=	S	2=	S_1	.=	V_0
ment	\bar{A} +	\bar{B}_1 +	\bar{B}_2	B_3	$+B_4$	$+B_5$	\bar{B}_3	$+\bar{B}_4$	$+\bar{B}_5$	A +	B_1 +	B_2	\bar{A} +	\bar{B}_1	B_4	$+ B_5$	\bar{B}_4	$+$ \bar{B}_5	A -	$+ B_1$	(V)
	\bar{B}_2	\bar{B}_1	\bar{A}	B_5	B_4	B_3	\bar{B}_5	\bar{B}_4	\bar{B}_3	B_2	B_1	A	\bar{B}_1	\bar{A}	B_5	B_4	\bar{B}_5	\bar{B}_4	B_1	A	•
1	1	1	1	0	0	0	1	1	1	0	0	1	1	0	0	0	1	1	0	1	1
2	1	0	1	0	0	0	1	1	1	0	1	1	0	0	0	0	1	1	1	1	1.5
3	0	0	1	0	0	0	1	1	1	1	1	1	0	0	0	0	1	1	1	1	2
4	0	0	1	0	0	1	1	1	0	1	1	1	0	0	0	0	1	1	1	1	1.5
5	0	0	1	0	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
6	0	0	1	1	1	1	0	0	0	1	1	1	0	0	1	1	0	0	1	1	0
7	0	0	0	1	1	1	0	0	0 x	1	1	0	0	1	1	1	0	0	1	0	-1
8	0	1	0	1	1	1	0	0	0	1	0	0	1	1	1	1	0	0	0	0	-1.5
9	1	1	0	1	1	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	-2
10	1	1	0	1	1	0	0	0	1	0	0	0	1	1	1	1	0	0	0	0	-1.5
11	1	1	0	1	0	0	0	1	1	0	0	0	1	1	1	0	0	1	0	0	-1
12	1	1	0	0	0	0	1	1	1	0	0	0	1	1	0	0	1	1	0	0	0

Table 2. Switching states and output voltage




Fig. 6. Inverter switching signals (a) – clock signals (b) – switching signals for switches S_1 to S_8

of the two inputs OR-gates supplying the switches S_1 to S_8 cause the switching segments for switches S_1 to S_4 to appear to be seven or 210° and the segments for switches S_5 to S_8 to appear to be eight or 240° as indicated in Fig. 5. Table 2 displays the switching states and the corresponding seven level inverter output voltages for one switching cycle.

4 Simulation results

The designed digital controlled seven levels inverter has been simulated using MATLAB/SIMULINK to verify the uniqueness of the control strategy. Fig. 6 shows the

inverter switching signals. Fig. 6(a) shows the counter clock signals while Fig. 6(b) displays the switch signals.

The inverter output voltage and current are shown in Fig. 7. The widths of the voltage steps correspond to the width of the segments in the design. The fast Fourier transform (FFT) of the inverter load current is displayed in Fig. 8 while the FFT of output voltage is shown Fig. 9. With an R–L load of 200 Ω and 200 mH, a THD of 7.6 % is obtained for the load current whereas it is 16.9 % for the output voltage.






Fig. 7. Inverter output voltage and current

5 Comparison of topologies

As reported in literature, several research attempts have resulted in different topologies of seven levels inverter schemes with the primary interest of achieving reduced switches, low switching losses and improved THD. Table 3 shows comparisons of conventional cascaded multilevel structure (CMLS) [13], a topology having one H-bridge cell, four auxiliary switches and three








Fig. 9. FFT of the inverter output voltage

Table 3. Comparison of proposed seven levels inverter with other topologies

	Topology								
Component count	Cascaded Multilevel Structure	1 H-bridge cell, 4 auxiliary switches and 3 DC sources	5 active switches and 4 DC sources	Proposed 2 H-bridge cells and 2 DC sources					
No. of switches	12	8	5	8					
No. of DC sources	3	3	4	2					
No. of unutilized DC sources	_	_	1	_					
%THD of output voltage	23.13	14.62	16.12	16.89					

DC sources [12], another topology with only five active MOSFET switches but with four symmetric DC sources [13] with the proposed structure in terms of number of switches, number of DC sources, number of utilized DC sources and percentage total harmonic distortion of the seven levels output voltage.

Table 3 clearly reveals the obvious reduction of switches in the three last topologies when compared to the CMLS with the topology in column 3 presenting the least number of switches. The topology in column three presents the highest number of DC sources with one redundant DC source while the proposed topology presents the least number of DC sources. The topology in column two presents the least THD. In comparison with the proposed topology, the topology in column two shares same number of switches but with improved THD at the expense of additional DC source. The proposed topology has a THD closer to the THD of the topology in column three but while the proposed topology has eight switches the topology in column three has only five switches at the expense of four DC sources with one DC source being redundant. The proposed topology, therefore, will find better application in a solar powered inverter system as it is more economical and practicable to deploy two photovoltaic (PV) systems as DC sources than involving four of such systems. In terms cost effectiveness the price of a single PV panel far much outweigh a good number of switch components as may be saved by employing the topology with five switches and four DC sources.

6 Conclusions

An analysis, design and simulation of digital controlled symmetrical seven levels inverter have been presented. Against the contemporary use of two asymmetrical DC sources with two H-bridge cells to generate seven levels inverter, two DC sources of equal voltage ratings are used through digital control strategy to realize seven levels output voltage. Utilizing the method of modified sine wave inverter control in which angle of zero voltage or dead spots between the positive and negative half-cycles of the output voltage is specified one cycle of the voltage is divided into segments with each segment equal to twice the angle of zero voltage. Owing to the symmetry of cascaded H-bridge cells, a simple but single counter built with J-K flip-flops supply the switch signals through logic combinations of the successive output signals. The control-circuitbased digital control strategy utilized only eight active switches and two symmetrical DC sources to guarantee high efficiency multilevel inverter system due to reduction in total harmonic distortion and switching losses. The analyzed and designed system has been simulated in MATLAB/SIMULINK environment. With an R-L load of $200\,\Omega$ and $200\,\mathrm{mH}$, improved THDs for the inverter

current and voltage are 7.6% and 16.9% respectively. [15] C. M. Nwosu, A. I. Umeogamba and C. U. Ogbuka, "Novel Sin-The obtained results show that in comparison with most recent topologies with reduced switching components the control-circuit-based multilevel inverter topology is most suited for application in solar powered inverter systems.

References

- [1] P. V. Kumar, Ch. S. Kumar and K. R. Reddy, "Single Phase Cascaded Multilevel Inverter using Multicarrier PWM Technique", Journal of Engineering and Applied Sciences, vol. 8, 2013, pp. 796-799.
- [2] K. S. Reddy and Ch. V. Kumar, "Implementation of a Single-Phase Multilevel Inverter with Battery Balancing", International Journal of Electrical and Electronic Engineering, vol. 1, 2014, pp. 35-39.
- [3] E. Beser, B. Arifoglu, S. Camur and E. K. Beser, "Design and Application of a Single Phase Multilevel Inverter Suitable for using as a Voltage Harmonic Source", Journal of Power Electronics, vol. 10, 2010, pp. 138-145.
- [4] W. S. Oh, S. K. Han, S. W. Choi and G. W. Moon, "Three Phase Three-Level PWM Switched Voltage Source Inverter with Zero Neutral Point Potential", IEEE Trans. on Power Electronics, vol. 21, 2006, pp. 1320-1327.
- [5] T. Porselvi and R. Muthu, "Seven Level Three Phase Cascaded H-Bridge Inverter with a Single DC Source", Journal of Engineering and Applied Sciences, vol. 7, no. 12, 2012, pp. 1546-1554.
- [6] M. Rashidi, M. Abedi and G. B. Gharehpetian, "Comparison between 7-Level Cascaded and 7-Level Diode-Clamped Multilevel Inverters for Feeding Induction Motor", Research Journal of Applied Sciences, Engineering and Technology, vol. 6 no. 6, 2013, pp. 936–942.
- [7] S. Manasa, R. S. Balaji, S. Madhuru and H. M. Mohan, "Design and Simulation of Three Phase Five Level and Seven Level Inverter Fed Induction Motor Drive with Cascaded H-Bridge Configuration", International Journal of Electrical and Electronics Engineering (IJEEE), vol. 1, no. 4, 2012, pp. 25–30.
- [8] U. Tamrakar, C. S. Sharma and S. Phulambrikar, "Analysis and Simulation of Single Phase and Three Phase Seven Level Inverter,", International Journal for Scientific Research & Development, vol. 2, no. 07, 2014, pp. 234-237.
- [9] C. Kiruthika, T. Ambika and R. Seyezhai, "Investigation of Digital Control Strategy for Asymmetric Cascaded Multilevel Inverter", Journal of Engineering (IOSRJEN), vol. 1, no. 2, 2014, pp. 129-134.
- [10] U. R. Johnson, S. P. Natarajan and V. Padmathilagam, "A New Three Phase Seven Level Asymmetrical Inverter with Hybrid Carrier and Third Harmonic Reference", International Journal of Modern Engineering Research (IJMER), vol. 2, no. 4, 2012, pp. 1814-1818.
- [11] A. Singh, M. Jain and S. Singh, "Analysis of THD and Output Voltage for Seven Level Asymmetrical Cascaded H-Bridge Multilevel Inverter using LSCPWM Technique", International Journal of Computer Applications, vol. 112, no. 1, 2015, pp. 1-6.
- [12] K. S. Suresh and M. V. Prasad, "Analysis and Simulation of New Seven Level Inverter Topology", International Journal of Scientific and Research Publications, vol. 2, no. 4, 2012, pp. 1-6.
- [13] S. Umashankar, T. S. Sreedevi, V. G. Nithya and D. Vijayakumar, "A New 7-Level Symmetric Multilevel Inverter with Minimum Number of Switches", Hindawi Publishing Corporation, vol. 2013, 2013, pp. 1-9.
- [14] B. V. Guynes, R. L. Haggard and J. R. Lanier, "Evaluation of Quasi-Square Wave Inverter as a Power Source for Induction Motors", Nat. Aerono. & Space Admin. (NASA), Washington D.C., 1977.

gle-Phase Five-Level Inverter utilizing Digital Counter Control Scheme", Journal of Electrical Engineering, vol. 68, No 3, 2017, pp. 188-193.

Received 22 November 2017

Cajethan Nwosu, PhD, was born in 1967. He obtained the BEng, MEng and PhD Degrees in Electrical Engineering from the University of Nigeria, Nsukka in 1994, 2004 and 2015 respectively. From 1995 to 1996, he worked as a Project Engineer with I. O. International Power Line Construction Company Nig. Ltd. From 1997 to 2000, he was the Director of Cee Jay Engineering Services. From 2002 to 2003 he was a Resource Teacher, In-House Training Programme University of Nigeria. In 2007, he undertook a three months pre-doctoral research on Wind/Solar Hybrid Power System and Renewable Energy Resources at the University of Technology, Delft (TU-Delft), the Netherlands. Since 2005, he has been with the Department of Electrical Engineering, University of Nigeria, Nsukka, where he is currently a Senior Lecturer. He had written two books and had published over thirty articles both in local and international journals. He is the executive vicechairman of Nigerian Institution of Electrical and Electronic Engineers (NIEEE), Nsukka chapter. He is a member of Power Electronics Society of Institution of Electrical and Electronic Engineering (PES IEEE). He is an editorial board member World Science Journal of Engineering Applications. His areas of research interest include power electronic converters, electrical drives and renewable energy technologies.

Cosmas Ogbuka, PhD, was born in Umuna Nigeria on 1st April, 1981. He received his BEng (First Class Honors), MEng (Distinction) and Doctor of Philosopy PhD in 2004, 2009 and 2014 respectively in the Department of Electrical Engineering University of Nigeria, Nsukka. He is the General Secretary, the Nigerian Institution of Electrical and Electronic Engineers (NIEEE) Nsukka Branch. Member, Electrical and Power Systems on IEEE Journal (Editorial Advisory Board) in Nigeria, January 2011 till Date. Member, Nigerian Society of Engineers (NSE), Registered Engineer, Council for the Regulation of Engineering in Nigeria (COREN), member, International Research and Development Institute (IRDI), member, International Association of Engineers (IAENG), member, World Association of Young Scientists (WAYS). His research interests are in Adjustable Speed Drives of Electrical Machines: (DC and AC Electric Machine Torque/Speed Control with Converters and Inverters), Electric Machines and Power Electronics.

Stephen Oti, PhD, was born in 1974. He obtained the BEng, MEng, and PhD degrees in electrical engineering from the University of Nigeria, Nsukka in 1998, 2006, and 2014 respectively. In 2004, he was engaged as senior mathematics teacher in Special Science School, Nsukka from where he joined the Electrical Engineering Department, UNN as a principal technical officer and was later in 2007 converted to the lecturing cadre in the same department. He is a member of Nigerian Society of Engineers (NSE) and is also a registered member of Council for the Regulation of Engineering in Nigeria (COREN). His research areas include machine modeling, thermal modeling, power and energy systems modeling and simulations.